This paper studies the impact of clock sampling jitter on signal tracking in a dual band L5/E5 and L1/E1 Direct Sampling GNSS receiver designed for Civil Aviation. A model of the sampling clock jitter due to thermal noise is established and related simulation results about the phase tracking error standard deviation at the output of the PLL are presented.